Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time

DOI10.1109/TCSI.2015.2476396zbMath1468.94115MaRDI QIDQ5008064

Gaetano Palumbo, Gianluca Giustolisi

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

This page was built for publication: Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time