A 800 Mbps and 12.37 ps Jitter Bidirectional Mixed-Voltage I/O Buffer With Dual-Path Gate-Tracking Circuit

DOI10.1109/TCSI.2012.2215744zbMath1468.94845OpenAlexW2140229217MaRDI QIDQ5008402

Hsiao-Han Hou, Chun-Ying Juan, Chua-Chin Wang, Hsin-Yuan Tseng, Chih-Lin Chen

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcsi.2012.2215744

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

This page was built for publication: A 800 Mbps and 12.37 ps Jitter Bidirectional Mixed-Voltage I/O Buffer With Dual-Path Gate-Tracking Circuit