An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding
From MaRDI portal
Publication:5008489
DOI10.1109/TCSI.2012.2215746zbMath1468.94361OpenAlexW1997109189MaRDI QIDQ5008489
Huang-Chang Lee, Bo-Jhang Yang, Yeong-Luh Ueng, Chung-Jay Yang, Jeng-Da Yang
Publication date: 26 August 2021
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tcsi.2012.2215746
This page was built for publication: An Efficient Multi-Standard LDPC Decoder Design Using Hardware-Friendly Shuffled Decoding