Discrete-Time, Linear Periodically Time-Variant Phase-Locked Loop Model for Jitter Analysis
From MaRDI portal
Publication:5010626
DOI10.1109/TCSI.2010.2097694zbMath1468.94841MaRDI QIDQ5010626
Vladimir Stojanovic, Socrates Vamvakos, Borivoje Nikolić
Publication date: 26 August 2021
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)
Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Analytic circuit theory (94C05)
This page was built for publication: Discrete-Time, Linear Periodically Time-Variant Phase-Locked Loop Model for Jitter Analysis