Hardware Implementation of a Backtracking-Based Reconfigurable Decoder for Lowering the Error Floor of Quasi-Cyclic LDPC Codes
From MaRDI portal
Publication:5010817
DOI10.1109/TCSI.2011.2158712zbMath1468.94457MaRDI QIDQ5010817
Xiaoheng Chen, Venkatesh Akella, Shu Lin, Jingyu Kang
Publication date: 26 August 2021
Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)
This page was built for publication: Hardware Implementation of a Backtracking-Based Reconfigurable Decoder for Lowering the Error Floor of Quasi-Cyclic LDPC Codes