Corrections to “Settling Time Optimization for Three-Stage CMOS Amplifier Topologies” [Dec 09 2569-2582]

DOI10.1109/TCSI.2010.2055090zbMath1469.94215OpenAlexW2086417338MaRDI QIDQ5010954

Andrea Pugliese, Giuseppe Cocorullo, Gregorio Cappuccino, Francesco Amoroso

Publication date: 26 August 2021

Published in: IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tcsi.2010.2055090

Mathematics Subject Classification ID

Analytic circuit theory (94C05)

This page was built for publication: Corrections to “Settling Time Optimization for Three-Stage CMOS Amplifier Topologies” [Dec 09 2569-2582]