Partial Order Reduction for Deep Bug Finding in Synchronous Hardware

DOI10.1007/978-3-030-45190-5_20OpenAlexW3017135011MaRDI QIDQ5039518

Clark Barrett, Makai Mann

Publication date: 13 October 2022

Published in: Tools and Algorithms for the Construction and Analysis of Systems (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-030-45190-5_20

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Uses Software

• Boolector
• Plingeling
• ABC
• Treengeling
• Lingeling

Cites Work

• Unnamed Item
• Symbolic model checking: \(10^{20}\) states and beyond
• An algorithmic approach for checking closure properties of temporal logic specifications and \(\omega\)-regular languages
• A methodology for hardware verification using compositional model checking
• Accelerating bounded model checking of safety properties
• Decision procedures. An algorithmic point of view. With foreword by Randal E. Bryant
• SAT-Based Model Checking without Unrolling
• A Practical Approach to Word Level Model Checking of Industrial Netlists
• Monotonic Partial Order Reduction: An Optimal Symbolic Partial Order Reduction Technique
• Handbook of Model Checking
• Peephole Partial Order Reduction
• Correct Hardware Design and Verification Methods
• Computer Aided Verification