Modeling Cache Coherence to Expose

DOI10.4230/LIPICS.ECRTS.2019.26OpenAlexW2965711623MaRDI QIDQ5089140

Borislav Nikolić, R. Hofmann, Rolf Ernst

Publication date: 18 July 2022

Full work available at URL: https://hal.archives-ouvertes.fr/hal-02165139

zbMATH Keywords

real-time systemsembedded systemsnetwork-on-chipprotocols

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Related Items (1)

Unnamed Item

Cites Work

• Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays
• Extending Real-Time Analysis for Wormhole NoCs
• Deadlock-Free Message Routing in Multiprocessor Interconnection Networks

This page was built for publication: Modeling Cache Coherence to Expose