Folding BIKE: Scalable Hardware Implementation for Reconfigurable Devices

DOI10.1109/TC.2021.3078294OpenAlexW3161871854MaRDI QIDQ5095082

Johannes Mono, Tim Güneysu, Jan Richter-Brockmann

Publication date: 5 August 2022

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2021.3078294

Mathematics Subject Classification ID

Computer science (68-XX)

Related Items (5)

A holistic approach towards side-channel secure fixed-weight polynomial sampling ⋮ Towards automating cryptographic hardware implementations: a case study of HQC ⋮ Roadmap of post-quantum cryptography standardization: side-channel attacks and countermeasures ⋮ Efficiently masking polynomial inversion at arbitrary order ⋮ Benchmarking and analysing the NIST PQC lattice-based signature schemes standards on the ARM cortex M7

This page was built for publication: Folding BIKE: Scalable Hardware Implementation for Reconfigurable Devices

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5095082)