Parameter Synthesis Through Temporal Logic Specifications
From MaRDI portal
Publication:5206952
DOI10.1007/978-3-319-19249-9_14zbMath1427.68164OpenAlexW1134528556MaRDI QIDQ5206952
Thao Dang, Tommaso Dreossi, Carla Piazza
Publication date: 19 December 2019
Published in: FM 2015: Formal Methods (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-319-19249-9_14
Specification and verification (program logics, model checking, etc.) (68Q60) Temporal logic (03B44) Systems biology, networks (92C42)
Related Items (2)
Reachability computation for polynomial dynamical systems ⋮ Parameter synthesis of polynomial dynamical systems
Cites Work
- Unnamed Item
- Unnamed Item
- Continuous valuations of temporal logic specifications with applications to parameter optimization and robustness measures
- Robustness of temporal logic specifications for continuous-time signals
- Bifurcations for a deterministic SIR epidemic model in discrete time
- Some discrete-time SI, SIR, and SIS epidemic models
- Introduction to the GiNaC framework for symbolic computation within the \(\text{C}^{++}\) programming language
- The basic reproductive number of Ebola and the effects of public health measures: the cases of Congo and Uganda
- System design of stochastic models using robustness of temporal properties
- Mining requirements from closed-loop control models
- Parameter synthesis for polynomial biological models
- Synthesis of Timing Parameters Satisfying Safety Properties
- A Counterexample-Guided Approach to Parameter Synthesis for Linear Hybrid Automata
- Parameter Synthesis for Piecewise Affine Systems from Temporal Logic Specifications
- NLTOOLBOX: A Library for Reachability Computation of Nonlinear Dynamical Systems
- ODE Analysis of Biological Systems
- Checking Temporal Properties of Discrete, Timed and Continuous Behaviors
- Formal Techniques, Modelling and Analysis of Timed and Fault-Tolerant Systems
- Analog property checkers: a DDR2 case study
This page was built for publication: Parameter Synthesis Through Temporal Logic Specifications
