Design of quaternary quantum reversible half subtractor, full subtractor and n-qudit borrow ripple subtractor

DOI10.1142/S0219749919500485zbMath1430.81021OpenAlexW2996306569WikidataQ126537806 ScholiaQ126537806MaRDI QIDQ5207198

Midia Reshadi, Abdollah Norouzi Doshanlou, Mehdi Hosseinzadeh, Majid Haghparast

Publication date: 8 January 2020

Published in: International Journal of Quantum Information (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1142/s0219749919500485

zbMATH Keywords

quantum computingquantum informationreversible logicmultiple-valued logicquantum circuitsquaternary quantum subtractor circuit

Mathematics Subject Classification ID

Quantum computation (81P68) Many-valued logic (03B50) Models of arithmetic and set theory (03C62) Networks and circuits as models of computation; circuit complexity (68Q06)

Cites Work

• Unnamed Item
• Quaternary quantum/reversible half-adder, full-adder, parallel adder and parallel adder/subtractor circuits
• Mapping of Subtractor and Adder-Subtractor Circuits on Reversible Quantum Gates
• Irreversibility and Heat Generation in the Computing Process

This page was built for publication: Design of quaternary quantum reversible half subtractor, full subtractor and n-qudit borrow ripple subtractor