TAP: Reducing the Energy of Asymmetric Hybrid Last-Level Cache via Thrashing Aware Placement and Migration

DOI10.1109/TC.2019.2917208OpenAlexW2946808089WikidataQ127874099 ScholiaQ127874099MaRDI QIDQ5211743

Ing-Chao Lin, Hsiang-Yun Cheng, Jing-Yuan Luo, Da-Wei Chang

Publication date: 28 January 2020

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2019.2917208

Mathematics Subject Classification ID

Computer science (68-XX)

This page was built for publication: TAP: Reducing the Energy of Asymmetric Hybrid Last-Level Cache via Thrashing Aware Placement and Migration