NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration

DOI10.1109/TC.2019.2903055WikidataQ128280315 ScholiaQ128280315MaRDI QIDQ5229030

Tajana Simunic Rosing, Saransh Gupta, Mohsen Imani, Harveen Kaur

Publication date: 13 August 2019

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Computer science (68-XX)

Related Items (1)

Locally active memristor based oscillators: The dynamic route from period to chaos and hyperchaos

This page was built for publication: NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration