Joint Decoder Design for SSDs

DOI10.1109/TSP.2019.2905822zbMATH Open1458.94328OpenAlexW2922084906MaRDI QIDQ5238785

Qing Li

Publication date: 28 October 2019

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tsp.2019.2905822

Mathematics Subject Classification ID

Decoding (94B35) Channel models (including quantum) in information and communication theory (94A40)

Recommendations

• Highly Reliable Coding Methods for Emerging Applications: Archive and Enterprise Solid-State Drives (SSDs) 👍 👎
• Jointly Designed Nonbinary LDPC Convolutional Codes and Memory-Based Decoder Architecture 👍 👎
• On the Use of Soft-Decision Error-Correction Codes in nand Flash Memory 👍 👎
• Jointly Designed Architecture-Aware LDPC Convolutional Codes and High-Throughput Parallel Encoders/Decoders 👍 👎
• Multi-Channel Architecture-Based FTL for Reliable and High-Performance SSD 👍 👎
• Exploring and Exploiting the Multilevel Parallelism Inside SSDs for Improved Performance and Endurance 👍 👎
• Flash-Aware RAID Techniques for Dependable and High-Performance Flash Memory SSD 👍 👎
• Rewriting Codes for Joint Information Storage in Flash Memories 👍 👎

This page was built for publication: Joint Decoder Design for SSDs

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5238785)