Improved PID controller design for unstable time delay processes based on direct synthesis method and maximum sensitivity

DOI10.1080/00207721.2013.822124zbMath1312.93049OpenAlexW1966614290MaRDI QIDQ5252930

B. Vanavil, K. Krishna Chaitanya, A. Seshagiri Rao

Publication date: 3 June 2015

Published in: International Journal of Systems Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1080/00207721.2013.822124

zbMATH Keywords

stabilityrobustnessPID controltime delay systemsunstable process

Mathematics Subject Classification ID

Design techniques (robust design, computer-aided design, etc.) (93B51) Linear systems in control theory (93C05) Synthesis problems (93B50)

Related Items (6)

Stabilising PID controller for time-delay systems with guaranteed gain and phase margins ⋮ Optimal-tuning of proportional-integral-derivative-like controller for constrained nonlinear systems and application to ship steering control ⋮ PID and low‐order controller design for guaranteed delay margin and pole placement ⋮ Experimentally verified optimal bi-loop re-located IMC strategy for unstable and integrating systems with dead time ⋮ MIMO PI controllers for LTI systems with multiple time delays based on ILMIs and sensitivity functions ⋮ Unnamed Item

Cites Work

• Robust performance of decentralized control systems by independent designs
• Improved closed loop identification of transfer function model for unstable systems
• Satisfaction of gain and phase margin constraints using proportional controllers
• Loop tuning with specification on gain and phase margins via modified second-order sliding mode control algorithm
• Stability margin-based PD attitude control tuning for unstable flight vehicle

This page was built for publication: Improved PID controller design for unstable time delay processes based on direct synthesis method and maximum sensitivity