A Technique Using PUFs for Protecting Circuit Layout Designs against Reverse Engineering

DOI10.1007/978-3-319-09843-2_13zbMath1417.94085OpenAlexW1041061215MaRDI QIDQ5253636

K. Sakiyama, Dai Yamamoto, Masahiko Takenaka, Naoya Torii

Publication date: 27 May 2015

Published in: Advances in Information and Computer Security (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-319-09843-2_13

zbMATH Keywords

reverse engineeringintellectual property protectionphysically unclonable functionhot carrier injectionsense amplifier

Mathematics Subject Classification ID

Cryptography (94A60)

This page was built for publication: A Technique Using PUFs for Protecting Circuit Layout Designs against Reverse Engineering