Algorithm, Architecture, and Floating-Point Unit Codesign of a Matrix Factorization Accelerator

DOI10.1109/TC.2014.2315627zbMath1364.65312MaRDI QIDQ5268089

Andreas Gerstlauer, Ardavan Pedram, Robert A. van de Geijn

Publication date: 20 June 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Mathematics Subject Classification ID

Direct numerical methods for linear systems and matrix inversion (65F05) Numerical algorithms for specific classes of architectures (65Y10) Numerical algorithms for computer arithmetic, etc. (65Y04)

Related Items (1)

Accelerating BLAS and LAPACK via Efficient Floating Point Architecture Design

This page was built for publication: Algorithm, Architecture, and Floating-Point Unit Codesign of a Matrix Factorization Accelerator