Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors
From MaRDI portal
Publication:5268166
DOI10.1109/TC.2012.295zbMATH Open1364.94838OpenAlexW2156667343MaRDI QIDQ5268166
Author name not available (Why is that?)
Publication date: 20 June 2017
Published in: (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.2012.295
No records found.
This page was built for publication: Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5268166)