Scalable Montgomery Modular Multiplication Architecture with Low-Latency and Low-Memory Bandwidth Requirement
From MaRDI portal
Publication:5268339
DOI10.1109/TC.2012.218zbMath1364.65310OpenAlexW2029465551MaRDI QIDQ5268339
Jheng-Hao Ye, Wen-Ching Lin, Ming-Der Shieh
Publication date: 20 June 2017
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1109/tc.2012.218
Related Items (1)
This page was built for publication: Scalable Montgomery Modular Multiplication Architecture with Low-Latency and Low-Memory Bandwidth Requirement