Hardware-based generation of independent subtraces of instructions in clustered processors

DOI10.1109/TC.2012.42zbMath1365.68034OpenAlexW2008163568MaRDI QIDQ5274395

Julio Sahuquillo, Rafael Ubal, P. Lopez, J. Duato, Salvador Petit

Publication date: 12 July 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2012.42

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Mathematical problems of computer architecture (68M07)

This page was built for publication: Hardware-based generation of independent subtraces of instructions in clustered processors