An Iterative Computational Technique for Performance Evaluation of Networks-on-Chip

DOI10.1109/TC.2012.85zbMath1365.68112OpenAlexW2002866206MaRDI QIDQ5274490

Frédéric Pétrot, Yvain Thonnart, Sahar Foroutan

Publication date: 12 July 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2012.85

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Reliability, testing and fault tolerance of networks and computer systems (68M15)

This page was built for publication: An Iterative Computational Technique for Performance Evaluation of Networks-on-Chip