Cache Latency Control for Application Fairness or Differentiation in Power-Constrained Chip Multiprocessors

DOI10.1109/TC.2011.187zbMath1365.68141OpenAlexW2133561727MaRDI QIDQ5274611

Xiao-Rui Wang, Kai Ma, Yefu Wang

Publication date: 12 July 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2011.187

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

This page was built for publication: Cache Latency Control for Application Fairness or Differentiation in Power-Constrained Chip Multiprocessors