Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM

DOI10.1109/TC.2011.125zbMath1365.94449OpenAlexW1997805593MaRDI QIDQ5274658

Arash Reyhani-Masoleh, Mehran Mozaffari-Kermani

Publication date: 12 July 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2011.125

Mathematics Subject Classification ID

Cryptography (94A60) Parallel algorithms in computer science (68W10) Mathematical problems of computer architecture (68M07)

Related Items (1)

A survey of some recent bit-parallel \(\mathrm{GF}(2^n)\) multipliers

This page was built for publication: Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM