Modeling Yield, Cost, and Quality of a Spare-Enhanced Multicore Chip

DOI10.1109/TC.2011.32zbMATH Open1366.90234OpenAlexW2164128976MaRDI QIDQ5280521

Saeed Shamshiri, Kwang-Ting Cheng

Publication date: 27 July 2017

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.2011.32

Mathematics Subject Classification ID

Applications of mathematical programming (90C90) Mathematical problems of computer architecture (68M07)

Recommendations

• Title not available (Why is that?) 👍 👎
• Improving chip multiprocessor reliability through code replication 👍 👎
• Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits 👍 👎
• A fast method to evaluate the optimum number of spares in defect-tolerant integrated circuits 👍 👎
• Chip Multiprocessor Design Space Exploration through Statistical Simulation 👍 👎

This page was built for publication: Modeling Yield, Cost, and Quality of a Spare-Enhanced Multicore Chip

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5280521)