Boolean Logic Gates from a Single Memristor via Low-Level Sequential Logic

DOI10.1007/978-3-642-39074-6_9zbMath1381.94142arXiv1402.4046OpenAlexW1916634399MaRDI QIDQ5300912

Andrew Adamatzky, Ella Gale, Ben P. J. de Lacy Costello

Publication date: 28 June 2013

Published in: Unconventional Computation and Natural Computation (Search for Journal in Brave)

Full work available at URL: https://arxiv.org/abs/1402.4046

zbMATH Keywords

memristorBoolean logicXORsequential logicORReRAMtime-separated logic

Mathematics Subject Classification ID

Related Items (2)

A chaotic circuit based on a physical memristor ⋮ Analysis of Boolean Logic Gates Logical Complexity for Use with Spiking Memristor Gates

This page was built for publication: Boolean Logic Gates from a Single Memristor via Low-Level Sequential Logic