Cryptographic Hardware and Embedded Systems - CHES 2004
From MaRDI portal
Publication:5311456
DOI10.1007/B99451zbMath1104.68498OpenAlexW2491896407MaRDI QIDQ5311456
S. B. Örs, Bart Preneel, François-Xavier Standaert
Publication date: 23 August 2005
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/b99451
Related Items (3)
Side-Channel Analysis Protection and Low-Latency in Action ⋮ QRL: A High Performance Quadruple-Rail Logic for Resisting DPA on FPGA Implementations ⋮ PKDPA: An Enhanced Probabilistic Differential Power Attack Methodology
This page was built for publication: Cryptographic Hardware and Embedded Systems - CHES 2004