A systolic array architecture for the discrete sine transform

DOI10.1109/TSP.2002.801940zbMath1369.68365MaRDI QIDQ5353594

M. N. S. Swamy, M. Ohmair Ahmad, Thanos Stouraitis, Doru Florin Chiper

Publication date: 8 September 2017

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Mathematics Subject Classification ID

Signal theory (characterization, reconstruction, filtering, etc.) (94A12) Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Mathematical problems of computer architecture (68M07)

Related Items (1)

Hardware efficient fast computation of the discrete Fourier transform

This page was built for publication: A systolic array architecture for the discrete sine transform