Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform

DOI10.1109/TSP.2005.843704zbMath1370.94052OpenAlexW2142076542MaRDI QIDQ5355708

Chao-Tsung Huang, Po-Chih Tseng, Liang-Gee Chen

Publication date: 20 September 2017

Published in: IEEE Transactions on Signal Processing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tsp.2005.843704

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Numerical methods for discrete and fast Fourier transforms (65T50) Application of orthogonal and other special functions (94A11)

Related Items (3)

Simplified biorthogonal discrete wavelet transform for VLSI architecture design ⋮ Real‐time signal processing for high‐density microelectrode array systems ⋮ Investigation of lifting-based hardware architectures for discrete wavelet transform

This page was built for publication: Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform