Stable High-Order Delta–Sigma Digital-to-Analog Converters

DOI10.1109/TCSI.2003.821283zbMATH Open1371.94713MaRDI QIDQ5362536

Author name not available (Why is that?)

Publication date: 4 October 2017

Published in: IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications (Search for Journal in Brave)

Mathematics Subject Classification ID

Applications of design theory to circuits and networks (94C30)

Related Items (2)

A novel statistical technique for the estimation of DC stability in higher-order \(\Sigma\)-\(\Delta\) A/D converters ⋮ Title not available (Why is that?)

Recommendations

• Title not available (Why is that?) 👍 👎
• Stabilization of third-order, single-stage sigma-delta modulators 👍 👎
• A novel sigma-delta modulator with fractional-order digital loop integrator 👍 👎
• A Design Procedure for Stable High Order, High Performance Sigma-Delta Modulator Loopfilters 👍 👎
• Robust and Practical Analog-to-Digital Conversion With Exponential Precision 👍 👎
• High-Order Mismatch-Shaped Segmented Multibit $\Delta \Sigma$ DACs With Arbitrary Unit Weights 👍 👎
• An Efficient>tex<$Delta Sigma $>/tex<ADC Architecture for Low Oversampling Ratios 👍 👎
• Systematic Design Exploration of Delta-Sigma ADCs 👍 👎

This page was built for publication: Stable High-Order Delta–Sigma Digital-to-Analog Converters

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5362536)