On the delay-sensitivity of gate networks
From MaRDI portal
Publication:5375370
DOI10.1109/12.177306zbMath1395.94378OpenAlexW2154731373MaRDI QIDQ5375370
Jo C. Ebergen, Janusz A. Brzozowski
Publication date: 14 September 2018
Published in: IEEE Transactions on Computers (Search for Journal in Brave)
Full work available at URL: https://research.tue.nl/nl/publications/on-the-delaysensitivity-of-gate-networks(1804716f-789b-45cb-9dfa-9688e976cc25).html
Related Items (3)
Generalized ternary simulation of sequential circuits ⋮ Asynchronous Logic Circuits and Sheaf Obstructions ⋮ Delay-insensitivity and ternary simulation
This page was built for publication: On the delay-sensitivity of gate networks