I/O overhead and parallel VLSI architectures for lattice computations

DOI10.1109/12.83622zbMath1395.68357OpenAlexW2104658766MaRDI QIDQ5375407

Daniel Lopresti, Mark H. Nodine, Jeffrey Scott Vitter

Publication date: 14 September 2018

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/12.83622

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Mathematical problems of computer architecture (68M07)

This page was built for publication: I/O overhead and parallel VLSI architectures for lattice computations