Design of a Differential Power Analysis Resistant Masked AES S-Box

DOI10.1007/978-3-540-77026-8_29zbMath1153.94404OpenAlexW1506396399MaRDI QIDQ5458225

No author found.

Publication date: 11 April 2008

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/978-3-540-77026-8_29

Mathematics Subject Classification ID

Cryptography (94A60)

Related Items (1)

SM4 Chaotic Masking Scheme Against Power Analysis Based on FPGA

Cites Work

• Techniques for Random Masking in Hardware
• Towards sound approaches to counteract power-analysis attacks
• Cryptographic Hardware and Embedded Systems - CHES 2004
• Advanced Encryption Standard – AES
• Fast Software Encryption
• Selected Areas in Cryptography
• Topics in Cryptology – CT-RSA 2005
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item
• Unnamed Item

This page was built for publication: Design of a Differential Power Analysis Resistant Masked AES S-Box