Correct Hardware Design and Verification Methods

DOI10.1007/11560548zbMath1159.68320OpenAlexW2483257485MaRDI QIDQ5493241

Miaomiao Zhang, Kees Goossens, Andrei Rădulescu, Biniam Gebremichael, Edwin Rijpkema, Frits W. Vaandrager

Publication date: 20 October 2006

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/11560548

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60) Mathematical problems of computer architecture (68M07)

Related Items (2)

A functional formalization of on chip communications ⋮ Verifying Deadlock-Freedom of Communication Fabrics

Uses Software

• PVS

This page was built for publication: Correct Hardware Design and Verification Methods