Detection of Multiple Faults in Combinational Logic Networks

DOI10.1109/TC.1972.5009008zbMath0263.94013OpenAlexW2030360623MaRDI QIDQ5680043

Igal Kohavi, Zvi Kohavi

Publication date: 1972

Published in: IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1109/tc.1972.5009008

Mathematics Subject Classification ID

Related Items (4)

Deriving approximate logic circuits for TMR technique ⋮ Properties of pairs of test vectors detecting path delay faults in high performance VLSI logical circuits ⋮ Checking experiments for sequential machines ⋮ Unnamed Item

This page was built for publication: Detection of Multiple Faults in Combinational Logic Networks