Correct Hardware Design and Verification Methods

DOI10.1007/b93958zbMath1179.68082OpenAlexW219731125MaRDI QIDQ5897069

Thomas Wahl, E. Allen Emerson

Publication date: 5 February 2010

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/b93958

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Related Items (3)

Symmetry and partial order reduction techniques in model checking Rebeca ⋮ A lazy approach to symmetry reduction ⋮ Vector Symmetry Reduction

This page was built for publication: Correct Hardware Design and Verification Methods