Correct Hardware Design and Verification Methods

DOI10.1007/b93958zbMath1179.68088OpenAlexW219731125MaRDI QIDQ5897075

Panagiotis Manolios

Publication date: 5 February 2010

Published in: Lecture Notes in Computer Science (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/b93958

Mathematics Subject Classification ID

Specification and verification (program logics, model checking, etc.) (68Q60)

Related Items (6)

Algebraic simulations ⋮ A framework for verifying bit-level pipelined machines based on automated deduction and decision procedures ⋮ Twenty years of rewriting logic ⋮ Universal extensions to simulate specifications ⋮ Simulation refinement for concurrency verification ⋮ Specification and verification of concurrent programs through refinements

Uses Software

• SATO
• Chaff

This page was built for publication: Correct Hardware Design and Verification Methods