Improving memory traffic by assembly-level exploitation of reuses for vector registers

DOI10.1023/A:1008134522009zbMath0969.68656OpenAlexW1585476685MaRDI QIDQ5938646

Jang-Ping Sheu, Tzung-Shi Chen, Chih-Yung Chang

Publication date: 1 October 2001

Published in: The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1008134522009

zbMATH Keywords

data dependencepartial reusereuse distancesupercomputervector compilersvector registervectorization

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20) Computing methodologies and applications (68U99)

This page was built for publication: Improving memory traffic by assembly-level exploitation of reuses for vector registers