A high speed VLSI architecture for handwriting recognition

DOI10.1023/A:1011173726562zbMath0987.68847OpenAlexW1945050713MaRDI QIDQ5947749

Leonardo Maria Reyneri, Francesco Gregoretti, Roberto Passerone, Claudio Sansoé

Publication date: 16 October 2001

Published in: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1023/a:1011173726562

zbMATH Keywords

PAPRICA-3VLSI-oriented architecture

Mathematics Subject Classification ID

Pattern recognition, speech recognition (68T10) Computing methodologies and applications (68U99)

This page was built for publication: A high speed VLSI architecture for handwriting recognition