DCT hardware structure for sequentially presented data

DOI10.1016/S0165-1684(01)00113-XzbMATH Open0985.94015MaRDI QIDQ5958658

G. Bi, H. N. Tan, Y. Zeng, T. C. Tan

Publication date: 3 March 2002

Published in: Signal Processing (Search for Journal in Brave)

zbMATH Keywords

discrete cosine transformbit-serial processing

Mathematics Subject Classification ID

Network design and communication in computer systems (68M10) Signal theory (characterization, reconstruction, filtering, etc.) (94A12)

Recommendations

• Hardware Efficient Fast DCT Based on Novel Cyclic Convolution Structures 👍 👎
• SYSTOLIC ARRAY PROCESSING OF THE SEQUENTIAL DECODING ALGORITHM 👍 👎
• Integer DCTs and fast algorithms 👍 👎
• Parallel, pipelined and folded architectures for computation of 1-D and 2-D DCT in image and video codec 👍 👎
• A VLSI array architecture for realization of DFT, DHT, DCT and DST 👍 👎
• Title not available (Why is that?) 👍 👎
• Title not available (Why is that?) 👍 👎

This page was built for publication: DCT hardware structure for sequentially presented data

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5958658)