Secure and efficient software masking on superscalar pipelined processors
From MaRDI portal
Publication:6157510
DOI10.1007/978-3-030-92075-3_1OpenAlexW3198521247MaRDI QIDQ6157510
Robert Primas, Barbara Gigerl, Stefan Mangard
Publication date: 12 May 2023
Published in: Lecture Notes in Computer Science (Search for Journal in Brave)
Full work available at URL: https://doi.org/10.1007/978-3-030-92075-3_1
Cites Work
- Unnamed Item
- Formal verification of masked hardware implementations in the presence of glitches
- Private multiplication over finite fields
- Masking AES with \(d+1\) shares in hardware
- Tornado: automatic generation of probing-secure masked bitsliced implementations
- SILVER -- statistical independence and leakage verification
- Synthesis of Masking Countermeasures against Side Channel Attacks
- Verified Proofs of Higher-Order Masking
- A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices
- Consolidating Masking Schemes
- Threshold Implementations Against Side-Channel Attacks and Glitches
- Protecting Circuits from Leakage: the Computationally-Bounded and Noisy Cases
- Provably Secure Higher-Order Masking of AES
- Bitsliced Masking and ARM: Friends or Foes?
- Conversion of Security Proofs from One Leakage Model to Another: A New Issue
- Keccak
- Reconciling $$d+1$$ Masking in Hardware and Software
- Advances in Cryptology - CRYPTO 2003
- Parallel Implementations of Masking Schemes and the Bounded Moment Leakage Model
- \textsc{SCInfer}: refinement-based verification of software countermeasures against side-channel attacks
This page was built for publication: Secure and efficient software masking on superscalar pipelined processors
