FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
From MaRDI portal
Publication:6419819
arXiv2212.03515MaRDI QIDQ6419819
Author name not available (Why is that?)
Publication date: 7 December 2022
Abstract: We design and implement an adaptive machine learning equalizer that alternates multiple linear and nonlinear computational layers on an FPGA. On-chip training via gradient backpropagation is shown to allow for real-time adaptation to time-varying channel impairments.
This page was built for publication: FPGA Implementation of Multi-Layer Machine Learning Equalizer with On-Chip Training
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q6419819)