A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation

From MaRDI portal
Publication:6537540

DOI10.1142/s0218127422502108zbMath1539.68296MaRDI QIDQ6537540

Fei Yu, Chunhua Wang, Jie Jin, Wei-Jie Chen, Chao-Yang Chen

Publication date: 14 May 2024

Published in: International Journal of Bifurcation and Chaos in Applied Sciences and Engineering (Search for Journal in Brave)









Cites Work




This page was built for publication: A disturbance suppression zeroing neural network for robust synchronization of chaotic systems and its FPGA implementation