A neural network accelerated optimization method for FPGA
From MaRDI portal
Publication:6645179
DOI10.1007/s10878-024-01117-xMaRDI QIDQ6645179
Leilei Wang, Zhiyuan Xie, Wangbin Cao, Sijie Zhu, Zhengwei Hu
Publication date: 28 November 2024
Published in: Journal of Combinatorial Optimization (Search for Journal in Brave)
neural networkhigh-level synthesisfield programmable gate arrayhardware accelerationMitchell algorithm
This page was built for publication: A neural network accelerated optimization method for FPGA