Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies

DOI10.1016/j.jpdc.2010.02.007zbMath1233.68167OpenAlexW2038910711MaRDI QIDQ666232

Frédéric Pétrot, Quentin L. Meunier

Publication date: 7 March 2012

Published in: Journal of Parallel and Distributed Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1016/j.jpdc.2010.02.007

zbMATH Keywords

performancenetwork-on-chiptransactional memorycoherence protocolcycle-accurate simulationhardwarewrite-through vs. write-back

Mathematics Subject Classification ID

Models and methods for concurrent and distributed computing (process algebras, bisimulation, transition nets, etc.) (68Q85) Mathematical problems of computer architecture (68M07)

Uses Software

• SPLASH-2
• SoCLib

Cites Work

• Software transactional memory

This page was built for publication: Lightweight transactional memory systems for NoCs based architectures: design, implementation and comparison of two policies