Reduced interprocessor-communication architecture and its implementation on EM-4
From MaRDI portal
Publication:673526
DOI10.1016/0167-8191(94)00109-NzbMath0875.68171MaRDI QIDQ673526
Hiroshi Matsuoka, Shuichi Sakai, Yuetsu Kodama, Mitsuhisa Sato, Andrew P. Shaw
Publication date: 28 February 1997
Published in: Parallel Computing (Search for Journal in Brave)
Interprocessor communicationEM-4 prototypeMassively parallel computersProgramming modelsRICA (reduced interprocessor-communication architecture)
This page was built for publication: Reduced interprocessor-communication architecture and its implementation on EM-4