Exploiting parallelism on a fine-grained MIMD architecture based upon channel queues

DOI10.1007/BF01408554zbMath0774.68018OpenAlexW2019329967MaRDI QIDQ685089

Rajiv Gupta, Sunah Lee

Publication date: 30 September 1993

Published in: International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/bf01408554

zbMATH Keywords

parallelizing compilersmultiprocessor systemschannel queuesfine-grained parallelismredundant synchronizationtop-down scheduling

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20) Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

Cites Work

• Compiler Algorithms for Synchronization
• High-Speed Multiprocessors and Compilation Techniques

This page was built for publication: Exploiting parallelism on a fine-grained MIMD architecture based upon channel queues