VLSI architectures for sliding-window-based space-time turbo Trellis code decoders

DOI10.1155/2012/614259zbMath1253.94079DBLPjournals/jece/PassasF12OpenAlexW2075784619WikidataQ56836851 ScholiaQ56836851MaRDI QIDQ693833

Steven Freear, Georgios Passas

Publication date: 11 December 2012

Published in: Journal of Electrical and Computer Engineering (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1155/2012/614259

Mathematics Subject Classification ID

Hardware implementations of nonnumerical algorithms (VLSI algorithms, etc.) (68W35) Decoding (94B35)

Cites Work

• Reconfigurable turbo decoding for 3G applications
• Space-time turbo trellis coded modulation for wireless data communications
• Optimal decoding of linear codes for minimizing symbol error rate (Corresp.)
• Convergence behavior of iteratively decoded parallel concatenated codes

This page was built for publication: VLSI architectures for sliding-window-based space-time turbo Trellis code decoders