Locally parallel cache design based on KL1 memory access characteristics

DOI10.1007/BF03037641zbMath0722.68005OpenAlexW2037343345MaRDI QIDQ756397

Kenji Nishida, Takayuki Nakagawa, Masatoshi Sato, Yasunori Kimura, Atsuhiro Goto, Akira Matsumoto

Publication date: 1991

Published in: New Generation Computing (Search for Journal in Brave)

Full work available at URL: https://doi.org/10.1007/bf03037641

zbMATH Keywords

Kanel language 1locally parallel cachememory access characteristicsParallel inference machineparallel logic programming language

Mathematics Subject Classification ID

Logic programming (68N17) General theory of computer systems (68M01)

Uses Software

• GHC

Cites Work

• Unnamed Item
• Unnamed Item
• Unnamed Item

This page was built for publication: Locally parallel cache design based on KL1 memory access characteristics