XMSS and embedded systems. XMSS hardware accelerators for RISC-V

DOI10.1007/978-3-030-38471-5_21zbMath1491.94070OpenAlexW2912890068MaRDI QIDQ778953

Bernhard Jungk, Jakub Szefer, Shuwen Deng, Julian Wälde, Ruben Niederhagen, Naina Gupta, Wen Wang

Publication date: 21 July 2020

Full work available at URL: https://doi.org/10.1007/978-3-030-38471-5_21

zbMATH Keywords

FPGApost-quantum cryptographyhash-based signatureshardware acceleratorRISC-VXMSS

Mathematics Subject Classification ID

Cryptography (94A60) Mathematical problems of computer architecture (68M07) Authentication, digital signatures and secret sharing (94A62)

Related Items (1)

Faulting Winternitz One-Time Signatures to Forge LMS, XMSS, or $$\text {SPHINCS}^{+}$$ Signatures

Uses Software

• SPHINCS

This page was built for publication: XMSS and embedded systems. XMSS hardware accelerators for RISC-V