Mathematical Research Data Initiative
Main page
Recent changes
Random page
Help about MediaWiki
Create a new Item
Create a new Property
Create a new EntitySchema
Merge two items
In other projects
Discussion
View source
View history
Purge
English
Log in

Size-depth trade-offs for monotone arithmetic circuits

From MaRDI portal
Publication:804295
Jump to:navigation, search

DOI10.1016/0304-3975(91)90173-YzbMath0727.68049MaRDI QIDQ804295

Marc Snir

Publication date: 1991

Published in: Theoretical Computer Science (Search for Journal in Brave)


zbMATH Keywords

lower boundsmonotone arithmetic circuitssize-depth trade-off


Mathematics Subject Classification ID

Analysis of algorithms and problem complexity (68Q25) Number-theoretic algorithms; complexity (11Y16)


Related Items (3)

Lower bounds for monotone counting circuits ⋮ A complexity theory of efficient parallel algorithms ⋮ Lower bounds on the depth of monotone arithmetic computations



Cites Work

  • Unnamed Item
  • Fast Parallel Computation of Polynomials Using Few Processors
  • Depth-size trade-offs for parallel prefix computation
  • Efficient Parallel Evaluation of Straight-Line Code and Arithmetic Circuits
  • The complexity of computations by networks
  • Some Exact Complexity Results for Straight-Line Computations over Semirings
  • Time and Parallel Processor Bounds for Linear Recurrence Systems
  • The Complexity of Parallel Evaluation of Linear Recurrences
  • The Parallel Evaluation of General Arithmetic Expressions


This page was built for publication: Size-depth trade-offs for monotone arithmetic circuits

Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Publication:804295&oldid=12744941"
Tools
What links here
Related changes
Special pages
Printable version
Permanent link
Page information
MaRDI portal item
This page was last edited on 30 January 2024, at 12:06.
Privacy policy
About MaRDI portal
Disclaimers
Imprint
Powered by MediaWiki